Exp. No. (4)
Decoders and Encoders

Object
To be familiar with basics of conversion from binary to decimal by using decoder networks.

Theory
1. Decoder
The process of taking some type of code and determining what it represents in terms of a recognizable number or character is called decoding. A decoder is a combinational logic circuit that performs the decoding function, and produce an output that indicates the (meaning) of the input code.

The decoder is an important part of the system which selects the cells to be read from and write into. This particular circuit is called a decoder matrix, or simply a decoder, and has a characteristic that for each of the possible $2^n$ binary input number which can be taken by the n input cells, the matrix will have a unique one of its $2^n$ output lines selected.
The decoder is called n to m where \( m < 2^n \) for example two to four line decoder, Fig. (1) shows a two to four line decoder and its truth table.
Two to Four Decoder Truth Table

<table>
<thead>
<tr>
<th>INPUTS</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$X_2$</td>
<td>$X_1$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Table (1)
Two to Four Decoder Truth Table

Two to Four Line Decoder
**The BCD Decoder**

The BCD decoder converts each BCD code (8421) into one of ten possible decimal digit indications. It is typically referred to as a 1 of 10 or 4 to 10 lines decoder, although other types of decoder also fall into this category (such as an Exces – 3 decoder). A list of the ten BCD code words and their corresponding decoding functions is shown in Table (2). Each of these decoding functions is implemented with NAND gates to provide active LOW outputs, as shown in Fig. (2).

<table>
<thead>
<tr>
<th>DECIMAL DIGIT</th>
<th>OUTPUTS</th>
<th>LOGIC FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 1 1 1 1 1 1 1 1 1</td>
<td>( \overline{D} \overline{C} \overline{B} \overline{A} )</td>
</tr>
<tr>
<td>1</td>
<td>1 0 1 1 1 1 1 1 1 1</td>
<td>( \overline{D} \overline{C} \overline{B} \overline{A} )</td>
</tr>
<tr>
<td>2</td>
<td>1 1 0 1 1 1 1 1 1 1</td>
<td>( \overline{D} \overline{C} \overline{B} \overline{A} )</td>
</tr>
<tr>
<td>3</td>
<td>1 1 1 0 1 1 1 1 1 1</td>
<td>( \overline{D} \overline{C} \overline{B} \overline{A} )</td>
</tr>
<tr>
<td>4</td>
<td>1 1 1 1 0 1 1 1 1 1</td>
<td>( \overline{D} \overline{C} \overline{B} \overline{A} )</td>
</tr>
<tr>
<td>5</td>
<td>1 1 1 1 1 0 1 1 1 1</td>
<td>( \overline{D} \overline{C} \overline{B} \overline{A} )</td>
</tr>
<tr>
<td>6</td>
<td>1 1 1 1 1 1 0 1 1 1</td>
<td>( \overline{D} \overline{C} \overline{B} \overline{A} )</td>
</tr>
<tr>
<td>7</td>
<td>1 1 1 1 1 1 1 0 1 1</td>
<td>( \overline{D} \overline{C} \overline{B} \overline{A} )</td>
</tr>
<tr>
<td>8</td>
<td>1 1 1 1 1 1 1 1 0 1</td>
<td>( \overline{D} \overline{C} \overline{B} \overline{A} )</td>
</tr>
<tr>
<td>9</td>
<td>1 1 1 1 1 1 1 1 1 0</td>
<td>( \overline{D} \overline{C} \overline{B} \overline{A} )</td>
</tr>
</tbody>
</table>

**Table (2)**

**Truth Table of BDC to Decimal Decoder**

The 7442 is an integrated circuit BCD to Decimal decoder. Note that on this device the inputs are A, B, C, and D where A is the least significant bit.
Each variable and its complement are connected to appropriate decode gate input.

Fig (2)
Logic for BCD Decoder.
2. **Encoder**

An encoder is a combinational logic circuit that generates \( n \) output lines from \( 2^n \) (or less) inputs. It has the reverse function of the decoder.

![Encoder Diagram](image)

An encoder accepts a digit on its inputs, such as a decimal or octal digit, and converts it to a coded output, such as a binary or BCD. Encoder can also be devised to encode various symbol and alphabetic characters. This process of converting from familiar symbols or numbers to a coded format is called encoding.

Figure (2) shows a four to two line encoder and its truth table.

<table>
<thead>
<tr>
<th>INPUTS</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>( W_3 )</td>
<td>( W_2 )</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Table (3)
**Truth Table of Four to Two Line Encoder.**
Procedure

1. Construct a circuit as shown in Fig. (1), set data switches as shown in the two to four lines decoder output table. Record the output indications of L₁ to L₄.

2. Install one 7442 BCD to Decimal Decoder in the logic lab breadboard. Set data switches as shown in the BCD to Decimal Decoder output table in Fig. (2). Record the output indications output pins.

3. Construct the circuit as shown in Fig. (3), set data switches as shown in the four to two line encoder truth table. Record the output indications of L₁ & L₂.

Discussion

1. Design a full adder circuit using decoder.

2. Design 3 × 8 decoder from 2 × 4 decoder.

3. Design 4 × 16 decoder from 3 × 8 decoder.

4. Design octal to binary encoder.