A Study On the Structure and Electrical Properties of Pb$_{0.9}$Sn$_{0.1}$Se/Si Heterojunction

Dr. Alwan M. Alwan*
Received on: 14/11/2006
Accepted on: 10/6/2007

Abstract

In this work, a Study on the structural and electrical properties of Pb$_{0.9}$Sn$_{0.1}$Se/Si heterojunction was made by depositing a compound of Lead, Tin and Selenide film on Si by thermal evaporation.

XRD diffraction analysis of the film shows the dominant crystal orientation is (200) as well as (Pb$_{0.9}$Sn$_{0.1}$Se) film deposited is polycrystalline structure.

Electrical properties of Pb$_{0.9}$Sn$_{0.1}$Se/Si heterojunction detector have been investigated. The electrical properties under dark condition show a rectifying behavior with low rectification factor, and exhibit soft breakdown reverse current. C-V characteristics suggest that the fabricated diode was abrupt type, built in potential determined by extrapolation from 1/C$^2$-V curve to the point (V=0) and it was equal to (0.4V).

Pb$_{0.9}$Sn$_{0.1}$Se/Si

1- Introduction

IV-VI semiconductors are commonly considered to be promising materials for optoelectronic, thermoelectric,[1] and other IV-VI layers (lead chalcogenides) on Si-substrates applications in the mid-infrared as optoelectronic emitters, sensors, and detectors.[2,3] The lead-chalcogenide layers are such as Pb$_{1-x}$Sn$_x$Se and PbTe with band gaps of 0.1-0.2 eV.[4]

Recently, high-quality epitaxial growth of PbSe and related materials on (111) oriented Si substrates has been accomplished by incorporating thin intermediate BaF$_2$/CaF$_2$ buffer...
layers. 1, 2 Heteroepitaxial growth of PbSe on silicon takes advantage of silicon integration technology to obtain inexpensive photonic devices. Infrared sensor arrays with 3-12 $\mu$m cutoff wavelengths in PbSe and PbSnSe layers grown heteroepitaxially on Si(111) have been fabricated.[5] The as prepared film shows $n$-type electrical conductivity [6]. This paper contains a first report on Pb$_{0.9}$Sn$_{0.1}$Se thin film fabricated by the thermal evaporation technique. The preliminary results of structural and electrical properties of this alloy film have been presented.

2- Experimental Work

Substrates of $p$-type single-crystal Si wafers of resistivity 3-5 ohm-cm and orientation (111) were used in the present study. After scribing these wafers into small pieces (typically 1cm x 0.6cm in size), with one surface polished with 2HF: 3HNO$_3$: 3CH$_3$COOH mixture (3:5:3) were cleaned ultrasonically by dipping in distilled water, acetone and isopropyl alcohol alternately. After cleaning, the samples were oxidized in dry oxygen. [7]. The films of Pb$_{0.9}$Sn$_{0.1}$Se were prepared by thermal evaporation in vacuum of the order of 10$^{-5}$ torr, the rate of evaporation was $\approx$1.6 nm/min, onto clean silicon mirror-like side substrates at room temperature (~300K). The average thicknesses of the deposits were determined by microbalance method. The maximum error in the determination of thickness was of the order of 10% estimated for the thinnest films (Pb$_{0.9}$Sn$_{0.1}$Se/Si films of thickness 350 nm). Ohmic contacts of aluminum [8] were evaporated on the silicon side and Pb$_{0.9}$Sn$_{0.1}$Se/Si side.

3- Result And Discussion

3-1 X-ray Diffraction Studies

X-ray diffraction (XRD) studies have been carried out to identify the Pb$_{0.9}$Sn$_{0.1}$Se phase present in the film. Fig.1 shows the XRD pattern recorded on Pb$_{0.9}$Sn$_{0.1}$Se film, coated on slide glass substrate. The film is polycrystalline and has an cubic crystal structure.

![Fig. (1): XRD spectrum of lead tin selenide coated glass substrate](image)

3-2 I-V characteristics

A typical current-voltage (I-V) characteristic, in dark, for forward and reverse bias of Pb$_{0.9}$Sn$_{0.1}$Se/p-Si heterojunction is shown in Fig. 2. In the forward bias the current increases exponentially with voltage as expected. But in reverse bias, the current was found to increase slowly with voltage (soft breakdown) and did not show any trend of saturation or sharp breakdown. This could be due to the domination of edge leakage current which is caused by the sharp edge at the periphery of the contact and also due to the generation of excess carriers in the depletion region at higher fields.
A Study On the Structure and Electrical Properties of Pb$_{0.9}$Sn$_{0.1}$Se/Si Heterojunction

forward-bias region could be explained by an equation of the form $[J = \exp(\frac{eV}{\eta kT})]$ and the high-bias region by the equation, $[J = \exp(Av)]$ where $\eta$ is a constant of the order of (2-6), and $A$ is another constant, of the order of (13-14.5) and is practically independent of temperature. Further analysis of these current characteristics with temperature shows that $\ln J$ varies approximately as $-1/T$ in the low-bias region: in the high-bias region, $\ln J$

Fig. (4): Typical Semi logarithmic plot of forward current as a function of bias voltage for n-Pb$_{0.9}$Sn$_{0.1}$Se/p-Si junction.

3-3 C-V characteristics

Junction capacitance measured as a function of bias voltage for the n-Pb$_{0.9}$Sn$_{0.1}$Se/p-Si diodes shows $C \propto V^{-1/2}$ dependence Fig. 5 which indicates an abrupt junction in that case. Abrupt (when relation between $1/C^2$ and $V$ is straight line) or graded (when relation between $1/C^3$ and $V$ straight line) according to the distances during which the transition from one region to the other is completed near the interfaces. Under these conditions, the C-V characteristics of the heterojunction can be explained on the basis of
Anderson’s model [10], according to which

\[ C = \frac{\frac{qN_{AI}N_{DE}\varepsilon_2 N_{A1}\varepsilon_1}{2(\varepsilon_1 N_{AI} + \varepsilon_2 N_{DE})}}{V_D - V} \]  

where \( q \) is the electronic charge, \( \varepsilon_1 \) and \( N_{AI1} \) are dielectric constant and concentration of donors in \( n \)-type semiconductor, \( \varepsilon_2 \) and \( N_{D2} \) are dielectric constant and concentration of acceptors in \( p \)-type semiconductor (i.e. Si) and \( V \) and \( V_D \) are the applied bias and built-in voltage, respectively. Value of \( V_D \) estimated from \( 1/C^2 \) versus \( V \) plot obtained for heterojunction, the built-in potential (\( V_{bi} \)) for the \( n\text{-}\text{Pb}_{0.9}\text{Sn}_{0.1}\text{Se}/p\text{-Si} \) System was found to be (0.4V).

### References


